Espressif Systems /ESP32-S3 /SENSITIVE /DMA_APBPERI_RMT_PMS_CONSTRAIN_1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA_APBPERI_RMT_PMS_CONSTRAIN_1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0 0DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1

Description

rmt dma permission configuration register 1.

Fields

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_0

rmt’s permission(store,load) in data region0 of SRAM

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_1

rmt’s permission(store,load) in data region1 of SRAM

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_2

rmt’s permission(store,load) in data region2 of SRAM

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_PMS_3

rmt’s permission(store,load) in data region3 of SRAM

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0

rmt’s permission(store,load) in dcache data sram block0

DMA_APBPERI_RMT_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1

rmt’s permission(store,load) in dcache data sram block1

Links

() ()